ECE 446/531 Microelectronics System Design
Class Notes

Introduction

Processes

Silicon Run

Design Rules

Logic Gates

Boundary Scan (JTAG)

Resources


Maintained by John Loomis, last updated 22 August 2012